

United States Patent and Trademark Office

. μ/

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/605,449	09/30/2003	Dennis R. Conti	BUR920030050US1	2448
26679	7590 04/03/2006		EXAMINER	
DRIGGS, LUCAS, BRUBAKER & HOGG CO. L.P.A. 38500 CHARDON ROAD			HOLLINGTON, JERMELE M	
DEPT. IBU	JUN KUAD		ART UNIT	PAPER NUMBER
WILLOUGHBY HILLS, OH 44094			2829	

DATE MAILED: 04/03/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
•	10/605,449	CONTI ET AL.				
Office Action Summary	Examiner -	Art Unit .				
	Jermele M. Hollington	2829				
The MAILING DATE of this communication app. Period for Reply	ears on the cover sheet with the c	orrespondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 16(a). In no event, however, may a reply be tim rill apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONEL	l. lely filed the mailing date of this communication. 0 (35 U.S.C. § 133).				
Status		•				
1) Responsive to communication(s) filed on 12 Ja	nuary 2006.					
2a) ☐ This action is FINAL . 2b) ☑ This	action is non-final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	3 O.G. 213.				
Disposition of Claims						
4) Claim(s) 1-12 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw 5) Claim(s) is/are allowed. 6) Claim(s) 1-12 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or						
Application Papers						
9) The specification is objected to by the Examiner	· •					
10) The drawing(s) filed on is/are: a) acce		Examiner.				
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the prior application from the International Bureau * See the attached detailed Office action for a list of 	s have been received. s have been received in Application ity documents have been receive (PCT Rule 17.2(a)).	on No ed in this National Stage				
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:					

DETAILED ACTION

Response to Arguments

1. Applicant's arguments, see page 5 as well as Declaration under 37 C.F.R. 1.132, filed on Jan. 12, 2006, with respect to the rejection(s) of claim(s) under 35 USC 102(e) have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of Hamilton and Iino et al.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 1-4 and 7-10 are rejected under 35 U.S.C. 102(b) as being anticipated by Iino et al (5568054).

Regarding claims 1-2, Iino et al disclose [see Fig. 6] controlling the burning in of at least one I/C chip (IC chip on wafer W) in a burn in tool (inspection section 12), wherein said tool (12) has a device (probe card 20) for mounting each chip (IC on wafer W) to be burned in, and a power source (power source 40) to supply electrical current to burn in each chip (IC on wafer W), comprising the steps of: continuously monitoring [via measuring section 41] at least one electrical value input to each chip (on wafer W) wherein the current value is maintain at or below a given value [see col. 2, lines 9-30, col. 5, lines 3-63, col. 6, lines 29-37 and col. 7, line 47-col. 8, line 13].

Application/Control Number: 10/605,449

Art Unit: 2829

Regarding claim 3, Iino et al disclose [see Fig. 6] at least one electrical value input to each chip (on wafer W) wherein the power value is maintain at or below a given value [see col. 2, lines 9-30, col. 5, lines 3-63, col. 6, lines 29-37 and col. 7, line 47-col. 8, line 13].

Regarding claim 4, Iino et al disclose each device temperature is monitored [via measuring section 41] and the voltage to each device (20) is varied to maintain the device temperature [see col. 2, lines 9-30, col. 5, lines 3-63, col. 6, lines 29-37 and col. 7, line 47-col. 8, line 13].

Regarding claims 7-8, Iino et al disclose [see Fig. 6] controlling the burning in of at least one I/C chip (IC chip on wafer W) in a burn in tool (inspection section 12), wherein said tool (12) has a device (probe card 20) for mounting each chip (IC on wafer W) to be burned in, and a power source (power source 40) to supply electrical current to burn in each chip (IC on wafer W), comprising the steps of: continuously monitoring [via measuring section 41] at least one electrical value input to each chip (on wafer W) wherein the current value is maintain at or below a given value [see col. 2, lines 9-30, col. 5, lines 3-63, col. 6, lines 29-37 and col. 7, line 47-col. 8, line 13].

Regarding claim 9, Iino et al disclose [see Fig. 6] at least one electrical value input to each chip (on wafer W) wherein the power value is maintain at or below a given value [see col. 2, lines 9-30, col. 5, lines 3-63, col. 6, lines 29-37 and col. 7, line 47-col. 8, line 13].

Regarding claim 10, Iino et al disclose a monitor (measuring section 41) to continuously monitor the temperature value of each chip (W) being burned in and wherein the voltage is varied to maintain the temperature value of each device at a given value [see col. 2, lines 9-30, col. 5, lines 3-63, col. 6, lines 29-37 and col. 7, line 47-col. 8, line 13].

4. Claims 1,4-7, and 10-12 are rejected under 35 U.S.C. 102(b) as being anticipated by Hamilton (5911897).

Regarding claim 1, Hamilton discloses [see Figs. 1-2] a method of controlling the burning in of at least one I/C chip (IC chip 12) in a burn in tool (burn-in board 10), wherein said tool (10) has a device (heat sink assembly 24) for mounting each chip (12) to be burned in, and a power source (V REF in Fig. 3) to supply electrical current to burn in each chip (12), comprising the steps of: continuously monitoring [via sensor housing 44] at least one electrical value input to each chip (12) selected from the group of current, voltage and power, and varying the voltage to maintain at least one of the values at or below a given value [see also col. 1, lines 45-56].

Regarding claim 4, Hamilton discloses each device temperature is monitored [via temperature sensor 48] and the voltage to each device is varied to maintain the device (24) at or below a given temperature.

Regarding claim 5, Hamilton discloses a heat sink (heat sink 34) in contact with the device (24).

Regarding claim 6, Hamilton discloses the device temperature of each device (24) is monitored [via temperature sensor 48] and the temperature of the heat sink (34) is varied to maintain the device temperature at a given value.

Regarding claim 7, Hamilton discloses a burn in tool (burn in board 10) for burning in at least one I/C chip (IC chip 12) comprising: a structure (heat sink assembly 24) for mounting each chip (12) to be burned in; a power source (V REF) to supply electrical current to burn in each chip (12); a structure (sensor housing 44) for continuously monitoring at least one electrical

Application/Control Number: 10/605,449

Art Unit: 2829

value input to each chip (12) selected from the group of current, voltage and power, and a structure to vary the voltage to maintain at least one of the values at or below a given value.

Regarding claim 10 Hamilton discloses a monitor (temperature sensor 48) to continuously monitor the temperature value of each chip (12) being burned in and wherein the voltage is varied to maintain the temperature value of each device at a given value.

Regarding claim 11, Hamilton discloses a heat sink (heat sink 34) is in contact with each device (24).

Regarding claim 12, Hamilton discloses the tool (10) has a heat sink (heat sink 34) and temperature monitor (48) for each device (24) and each heat sink (34) has means (48) to control the temperature of the heat sink (34), and the temperature control means (22) is varied to maintain the temperature value of each device (24) at a given value.

Conclusion

5. Applicant's arguments with respect to claims 1-12 have been considered but are moot in view of the new ground(s) of rejection.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jermele M. Hollington whose telephone number is (571) 272-1960. The examiner can normally be reached on M-F (9:00-4:30 EST) First Friday Off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (517) 272-1705. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2829

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Jermele M. Hollingtor Primary Examiner

Art Unit 2829

JMH March 30, 2006